

Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-01543	1	SCHM,MLB,X748	SCH	CRITICAL	
820-00629	1	PCBF,MLB,X748	PCB	CRITICAL	
685-00110	1	PCBA,MLB,X748,COMMON PARTS	CNINPTS		MLB_CNINPTS

Main BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
985-00159	PCBA, MLB, DEV, X748	DEVELOPMENT, X748_DEVEL
685-00110	PCBA, MLB, X748, COMMON PARTS	X748_COMMON
639-02230	PCBA, MLB, SSD, X748	MLB_CMNPTS, ALTERNATE, CPU:ULT, SSD:Y
639-02258	PCBA, MLB, HDD, X748	MLB_CMNPTS, ALTERNATE, CPU:ULT, SSD:N
639-02806	PCBA, MLB, SSD, X748, SOCKET	MLB_CMNPTS, ALTERNATE, CPU:SOCKET, SSD:Y
639-02807	PCBA, MLB, HDD, X748, SOCKET	MLB_CMNPTS, ALTERNATE, CPU:SOCKET, SSD:N

BOM Groups

BOM GROUP	BOM OPTIONS
X748_COMMON	COMMON,ALTERNATE,X748_PROGPARTS,SMCREG:SUP,XDP,USB_OC_ISO:Y,SMBUS1:ISOL,RTCST:Y,BOARD_ID:3,USB2_PCH
X748_PROGPARTS	SMC:PROG,BOOTROM:PROG,CAMROM:PROG,TBTROM:PROG,ENETROM:PROG
X748_DEVEL	XDP_CONN,SAMCONN

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-04195	1	INTERPOSER, VTT ADAPTER, SML-0, B0A13156	U0500	CRITICAL	CFU: SOCKET
337800323	1	CFU,KBL,QL6S,ES,J0,1.8,15W,,95,B0A1356	U0500	CRITICAL	CFU: ULT

ASIC Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S00254	1	IC,TFT,ALPINE RIDGE,SL50M,PRQ,C1,CSF337	U2800	CRITICAL	
343S0616	1	IC,BCM57166A,CTV+,A0,8x8	U3900	CRITICAL	
353S00961	2	IC,CD3215,ACE,C00,USB PWR SW,BLANK,BGA96	U3100,U3200	CRITICAL	

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S00711	1	IC,EFI,VTBD,EVT,X748	U5210	CRITICAL	BOOTROM:PROG
335S00006	1	IC,SERIAL_FLASH,64MBIT,3V,8P,MSDM,QB=1	U5210	CRITICAL	BOOTROM:BLANK
341S00566	1	IC,SMC-81,EXTERNAL,2.36A5,X748	U5000	CRITICAL	SMC:PROG
338S1214	1	IC,SMC12-81,40MBIT,50MKHZ,NCTV,1579GA	U5000	CRITICAL	SMC:BLANK
341S00653	1	IC,CAMERA_FLASH,VTBD,PROTO 1,148	U4202	CRITICAL	CAMROM:PROG
335S0852	1	IC,FLASH,SPI,1MBIT,3V3	U4202	CRITICAL	CAMROM:BLANK
341S00705	1	IC,AB,VTBD,EVT,X748	U2890	CRITICAL	TBTROM:PROG
335S00133	1	IC,SPI_FLASH,8MBIT,50MBIZ,US08B	U2890	CRITICAL	TBTROM:BLANK
341S3912	1	IC,ENET_SPI ROM,ROMONVLA_V1.15-1216/0127	U3990	CRITICAL	ENETROM:PROG
335S1025	1	IC,SERIAL_FLASH,2MBIT,2.7V,REV F	U3990	CRITICAL	ENETROM:BLANK


Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0124	377S0057		ALL	TVS
155S0578	155S0367		ALL	120OHM EMI BEAD
128S0368	128S0365		ALL	150UF AL POLY
138S0681	138S0638		ALL	Taiyo 10uf 805 alt
197S0479	197S0478		ALL	12 MHz Cam. Xtal
197S0486	197S0478		ALL	12 MHz Cam. Xtal
107S0251	107S0249		ALL	Sense resistor
197S0481	197S0480		ALL	25MHz Xtal
197S0343	197S0480		ALL	25MHz Xtal
138S0860	138S0775		ALL	Single-source 1uF 402
138S0859	138S0788		ALL	Single-source 10uF
378S0391	378S0390		ALL	Debug LEDs
341S00016	341S3912		ALL	ENET ROM,ADRESTO,V1.15
197S0542	197S0544		ALL	24 Mhz PCH Xtal
197S0545	197S0544		ALL	24 Mhz PCH Xtal
197S0369	197S0392		ALL	32 KHz PCH Xtal
197S0399	197S0392		ALL	32 KHz PCH Xtal
376S0572	376S0659		ALL	Single P-Ch FET
376S00001	376S0659		ALL	Single P-Ch FET
376S0972	376S00075		ALL	Single N-Ch FET
132S0401	132S00012		ALL	0.22uF,XTR,0402
155S0830	155S0316		ALL	FER BD,600 OHM,0.5A,0603
155S00076	155S0546		ALL	FER BD,600 OHM,350MA,402
128S0444	128S0323		ALL	CAP,330UF,6.3V,25MOHM
128S0311	128S0329		ALL	CAP,220UF,6.3V,35MOHM
128S00042	128S0329		ALL	CAP,220UF,6.3V,35MOHM
371S00043	371S0463		ALL	DIODE,SCHOTTKY,30V,100MA
371S0567	371S00095		ALL	DIODE,100V,0.25A
152S00358	152S00208		ALL	IND,10H,2.1A,128MOHM
138S00084	138S00060		ALL	CAP,470F,6.3V,0603
138S0714	138S0713		ALL	CAP,10UF,6.3V,0402
152S00403	152S00322		ALL	IND,0.68UH,20A,6.1A,20MOHM
138S00093	138S00035		ALL	CAP,200F,20A,2.5V,0402
116S0175	116S00006		ALL	RES,00HM,1A,0402
138S0676	138S0691		ALL	CAP,CER,22UF,20A,6.3V
152S1499	152S0864		ALL	IND,470H,0.58MOHM,0402
138S0641	138S0700		ALL	CAP,CER,2.2UF,0402
138S0739	138S0706		ALL	CAP,CER,1UF,0201
353S00712	353S2216		ALL	INA211,CURRENT SENSE
152S00604	152S1175		ALL	IND,2.2UH,10A
371S0684	371S0495		ALL	DIODE,DUAL SCHOTTKY,30T361
371S0184	371S00031		ALL	DIODE,5.3V,0.2PF,201
197S00089	197S0369		ALL	XTAL,32.768,20PPM,12.5PF

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0660	155S0513		ALL	220HM EMI BEAD
376S00074	376S0855		ALL	Dual N-Ch FET
376S1129	376S0855		ALL	Dual N-Ch FET
376S00074	376S0855	SSD:Y	ALL	Dual N-Ch FET
376S1129	376S0855	SSD:Y	ALL	Dual N-Ch FET
311S0649	311S0541		ALL	Single AND Gate
353S4376	353S3384		ALL	HDD OOBvi comparator
311S00014	311S0515		ALL	TBT JTAG ISOLATION BUFFER
311S00013	311S0508		ALL	Single Buffer Driver OD
371S00019	371S0463		ALL	Wohn Schottky Barrier Diode
388S0746	138S0705		ALL	CAP, CER, KSR, 10uF, 20V, 10V, 402
311S00004	311S0370		ALL	SP1 Quad I/O MIX
311S00072	311S0657		ALL	AND gate
376S1184	376S1183		ALL	RLC replacement FETs
353S00519	353S00831		ALL	DCDC CPU DEMOS
152S00182	152S00388		ALL	DCDC 2.2UH 4.5A INDUCTOR
128S00015	138S0777		ALL	DCDC 100F 16V XES 0603
134-0492	124-0403		ALL	DCDC 180UF 16V TH POLY CAP
353S2220	353S00034		ALL	IC,SPOT_SW(2:1 MIX
311S00120	311S0457		ALL	IC74HCU2014, SCH-TN
376S0977	376S00078		ALL	XSTR, FET, N-CH, DUAL, 20V, 2.20HM
155S00007	155S0667		ALL	PLTR, COMMON, MODE, 90OHM, 100MA
155S0935	155S0667		ALL	PLTR, COMMON, MODE, 90OHM, 100MA
353S00854	353S4342		ALL	ICREF3330, V-REF, 3V, 5MA
155S0659	155S0382		ALL	PLTR, EMI, FERR, BD, 300HMS, 1.7A
197S00047	197S00036		ALL	XTAL, 29MHZ, 15PFM, 20PF, 50OHM
107S00030	107S00029		ALL	RES, DCDC SENSE, 0.005OHM, 1k
107S00087	107S00029		ALL	RES, DCDC SENSE, 0.005OHM, 1k
107S00015	107S00011		ALL	RES, DCDC SENSE, 0.75MOHM, 1k
152S1804	152S1876		ALL	IND, DCDC, 1UH, 11A
152S00601	152S1289		ALL	IND, DCDC, 0.47UH, 9A
155S00155	155S0441		ALL	PLTR, EMI, FERR, BD, 220OHM, 1.4A
371S0718	371S0531		ALL	DIODE, BAT54, SHOTTKY, 30V
353S00769	353S4398		ALL	IC, TP82296, LOADSM, 6A
311S0536	311S0341		ALL	IC, SNGL, BUFFER, W/OD
311S00993	353S2541		ALL	IC, NC320081, OP-AMP, R-R
740S00035	740S0115		ALL	FUS, FAST-ACTING, 32V, 2A, 0603

Strategic Silicon

PART#	STRATEGIC VALUE	COMMENT
337S00111	08	CPU,BDW-ULT,2*GT3
338S1247	02	TBT,Falcon Ridge-4c
341S00158	07	IC,SERIAL FLASH,Quad-I/O
333S0784	07	32Gb, 25nm LPDDR3-1866
333S0786	07	16Gb, 29nm LPDDR3-1866
333S0790	07	32Gb, 25nm LPDDR3-1866
333S0792	07	16Gb, 25nm LPDDR3-1866
333S00004	07	16Gb, 23nm LPDDR3-1866

SYNC_MASTER=VINCE_MLB		SYNC_DATE=04/05/2016	
PAGE TITLE			
BOM Configuration			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01543		D
	REVISION		
	3.13.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		2 OF 105	
		SHEET	
		2 OF 70	

D

C

B

A


D

C


B

A


S5 Led




ALL_SYS_PWRGD Led



MEM_GOOD Led




VIDEO ON Led





APN: 860-1532




HEATSINK STABILITY MOUNTING FEATURES

APN: 860-1532



Rear Cover

APN:998-4559 (Plated holes, 4mm inner diameter, 8mm pad)




WIRELESS CARD MTG HOLES

APN:998-06186 (PLATED THRU HOLES, DIAMS 3.30 AND 3.20)




USB-C EMI SHIELD


APN: 806-07338






SSD STANDOFF

APN: 860-00314



SYNC_MASTER=J117_MLB		SYNC_DATE=11/06/2015	
PAGE TITLE			
Holes/PD parts			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01543		D
	REVISION		
			3.13.0
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 4 OF 105
			SHEET 4 OF 70







DESIGN: X502/MLB




LAST CHANGE: Tue Aug 18 12:55:20 2015


00


BOM_COST_GROUP=CPU & CHIPSET



DESIGN: X502/MLB			
LAST CHANGE: Tue Aug 18 12:55:20 2015			
PAGE TITLE			
CPU MISC/JTAG/CFG/RSVD			
 Apple Inc.		DRAWING NUMBER 051-01543	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 3.13.0	
		BRANCH	
		PAGE	6 OF 105
		SHEET	6 OF 70







8

7

6

5

4

3

2

1











BOM_COST_GROUP=CPU & CHIPSET



051-01543


3.13.0





9 OF 105


9 OF 70













DESIGN: X502/MLB		
LAST CHANGE: Wed Sep 30 12:58:31 2015		
PAGE TITLE		
PCH Audio/LPC/SPI/SMBus		
 Apple Inc.	DRAWING NUMBER	
	051-01543	
	SIZE	
	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	
	3.13.0	
	BRANCH	
	PAGE	
		13 OF 105
SHEET		
		13 OF 70


PCH Reset Button



NOTE: PM_SLP_S0_L HAS INTERNAL PULL-UP BEFORE RSMRST_L IS RELEASED.
THIS CAUSES A VOLTAGE DIVIDER WITH THE PULL-DOWN HERE.
THE SIGNAL IS DRIVEN HI AFTER RSMRST_L IS RELEASED.



DESIGN: X502/MLB		
LAST CHANGE: Thu Sep 24 14:34:44 2015		
PAGE TITLE		
PCH Power Management		
 Apple Inc.		DRAWING NUMBER 051-01543
		SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 3.13.0
		BRANCH
PAGE 14 OF 105		SHEET 14 OF 70



D

C

B

A

D

C

B

A

ALL GPP_F* PINS ARE 1.8V ONLY!

OMIT_TABLE

U0500

SKL-ULT-2+3E

TBD

BGA

SYM 6 OF 20

STRAP PU=NO REBOOT

STRAP IPD=BOOT FROM SPI

16	AUD_SPI_CS_L	AN8	GPP_B16/GSPI0_CS*
16	AUD_SPI_CLK	AP7	GPP_B16/GSPI0_CLK
16	AUD_SPI_MISO	AP8	GPP_B17/GSPI0_MISO
16	AUD_SPI_MOSI	AR7	GPP_B18/GSPI0_MOSI
16	TPAD_SPI_CS_L	AM5	GPP_B19/GSPI1_CS*
34	WOL_EN	AN7	GPP_B20/GSPI1_CLK
35	ENET_LOW_PWR	AP5	GPP_B21/GSPI1_MISO
16	TPAD_SPI_MOSI	AN5	GPP_B22/GSPI1_MOSI
16	PCH_BT_UART_D2R	AB1	GPP_C8/UART0_RXD
16	PCH_BT_UART_R2D	AB2	GPP_C9/UART0_TXD
16	PCH_BT_UART_RTS_L	W4	GPP_C10/UART0_RTS*
16	PCH_BT_UART_CTS_L	AB3	GPP_C11/UART0_CTS*
19	AP_S0IX_WAKE_SEL	U7	GPP_C16/I2C0_SDA
19	AP_S0IX_WAKE_L	U6	GPP_C17/I2C0_SCL
19	TBT_X_CIO_PLUG_EVENT_L	U8	GPP_C18/I2C1_SDA
26	TBT_T_PLUG_EVENT_L	U9	GPP_C19/I2C1_SCL
16	SOC_UART_D2R	AC1	GPP_C12/UART1_RXD/ISH_UART1_RXD
16	SOC_UART_R2D	AC2	GPP_C13/UART1_TXD/ISH_UART1_TXD
16	SOC_UART_RTS_L	AC3	GPP_C14/UART1_RTS*/ISH_UART1_RTS*
16	SOC_UART_CTS_L	AB4	GPP_C15/UART1_CTS*/ISH_UART1_CTS*
31	SSD_RESET_L	N11	GPP_E22
26	TBT_POC_RESET	N12	GPP_E23
69	PCH_BT_I2S_CLK	AK6	GPP_F0/I2S2_SCLK
69	PCH_BT_I2S_SYNC	AK7	GPP_F1/I2S2_SFRM
69	PCH_BT_I2S_R2D	AK9	GPP_F2/I2S2_TXD
69	PCH_BT_I2S_D2R	AK10	GPP_F3/I2S2_RXD

(1.8V)

(1.8V)

SX_EXIT_HOLDOFF*/GPP_A12/

BM_BUSY*/ISH_GP6

M4	MLB_BOARD_ID0	16
N3	MLB_BOARD_ID1	16
N1	MLB_BOARD_ID2	16
N2	MLB_BOARD_ID3	16
M2	USB_EXTB_HILIM_EN	19
M3	SPKR_ID1	69
J4	USB_EXTC_HILIM_EN	19
B7	USB_EXTD_HILIM_EN	19
AH9	I2C_UPC_SDA	69
AH10	I2C_UPC_SCL	69
W8	AP_RESET_L	19
P2	MLB_BOARD_ID4	16
P3	MLB_DEV_L	69
W7	AP_DEV_WAKE	16
AB12	TBT_T_CIO_PWR_EN	69
W12	TBT_T_USB_PWR_EN	69
W11	TBT_X_PCI_RESET_L	19
W10	TBT_T_PCI_RESET_L	69
AY8	SPIROM_USE_MLB	16
BA8	SDCONN_OC_L	16
BB7	TBT_X_DPMUX_SEL	69
BA7	TBT_T_DPMUX_SEL	69
AY7	PCH_CAM_EXT_BOOT_L	16
AW7	SDCONN_STATE_CHANGE_L	16
AP13	HDD_PWR_EN	16

=PP3V3_SUS_PCH_VCCPGPPA 8 13 15 68


R1650	100K	1	2	5%	1/20W	MF	201	SPIROM_USE_MLB	16	44	70
R1674	100K	1	2	5%	1/20W	MF	201	SDCONN_STATE_CHANGE_L	16	35	
R1669	100K	1	2	5%	1/20W	MF	201	SDCONN_OC_L	16	35	

=PP3V3_S0_PCH 6 13 14 15 18 19 68

R1643	47K	1	2	5%	1/20W	MF	201	SOC_UART_D2R	16		
R1642	47K	1	2	5%	1/20W	MF	201	SOC_UART_R2D	16		
R1641	47K	1	2	5%	1/20W	MF	201	SOC_UART_RTS_L	16		
R1640	47K	1	2	5%	1/20W	MF	201	SOC_UART_CTS_L	16		
R1652	100K	1	2	5%	1/20W	MF	201	HDD_PWR_EN	16	32	
R1653	47K	1	2	5%	1/20W	MF	201	AUD_SPI_CS_L	16		
R1654	47K	1	2	5%	1/20W	MF	201	AUD_SPI_CLK	16		
R1655	47K	1	2	5%	1/20W	MF	201	AUD_SPI_MISO	16		
R1656	1K	1	2	5%	1/20W	MF	201	AUD_SPI_MOSI	16		
R1657	47K	1	2	5%	1/20W	MF	201	TPAD_SPI_CS_L	16		
R1658	47K	1	2	5%	1/20W	MF	201	WOL_EN	16	34	
R1659	47K	1	2	5%	1/20W	MF	201	ENET_LOW_PWR	16	33	35
R1660	150K	1	2	5%	1/20W	MF	201	TPAD_SPI_MOSI	16		
R1673	100K	1	2	5%	1/20W	MF	201	PCH_CAM_EXT_BOOT_L	16	37	
R1661	47K	1	2	5%	1/20W	MF	201	PCH_BT_UART_D2R	16		
R1662	47K	1	2	5%	1/20W	MF	201	PCH_BT_UART_R2D	16		
R1663	47K	1	2	5%	1/20W	MF	201	PCH_BT_UART_RTS_L	16		
R1664	47K	1	2	5%	1/20W	MF	201	PCH_BT_UART_CTS_L	16		
R1665	100K	1	2	5%	1/20W	MF	201	AP_S0IX_WAKE_SEL	16	19	
R1666	100K	1	2	5%	1/20W	MF	201	AP_S0IX_WAKE_L	16	19	
R1667	100K	1	2	5%	1/20W	MF	201	AP_DEV_WAKE	16		
R1668	100K	1	2	5%	1/20W	MF	201	TBT_X_CIO_PLUG_EVENT_L	16	24	26
R1671	100K	1	2	5%	1/20W	MF	201	TBT_T_PLUG_EVENT_L	16		
R1672	100K	1	2	5%	1/20W	MF	201	TBT_POC_RESET	16	26	

MLB ID STRAPS.

PCH INTERNAL PULL-UPS ARE TO VCCGPPD = 3.3V.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	CODE	BUILD
117S0006	0	RES, MF, 1/20W/1K OHM, 5, 0201, SMD		BOARD_ID:0	<11111>	POC
117S0006	1	RES, MF, 1/20W/1K OHM, 5, 0201, SMD	R1690	BOARD_ID:1	<11110>	PROTO 0
117S0006	1	RES, MF, 1/20W/1K OHM, 5, 0201, SMD	R1691	BOARD_ID:2	<11101>	PROTO 1
117S0006	2	RES, MF, 1/20W/1K OHM, 5, 0201, SMD	R1691, R1690	BOARD_ID:3	<11100>	EVT
117S0006	1	RES, MF, 1/20W/1K OHM, 5, 0201, SMD	R1692	BOARD_ID:4	<11011>	
117S0006	2	RES, MF, 1/20W/1K OHM, 5, 0201, SMD	R1692, R1690	BOARD_ID:5	<11010>	
117S0006	2	RES, MF, 1/20W/1K OHM, 5, 0201, SMD	R1692, R1691	BOARD_ID:6	<11001>	
117S0006	3	RES, MF, 1/20W/1K OHM, 5, 0201, SMD	R1692, R1691, R1690	BOARD_ID:7	<11000>	
117S0006	1	RES, MF, 1/20W/1K OHM, 5, 0201, SMD	R1693	BOARD_ID:8	<10111>	
117S0006	2	RES, MF, 1/20W/1K OHM, 5, 0201, SMD	R1693, R1690	BOARD_ID:9	<10110>	
117S0006	2	RES, MF, 1/20W/1K OHM, 5, 0201, SMD	R1693, R1691	BOARD_ID:10	<10101>	
117S0006	3	RES, MF, 1/20W/1K OHM, 5, 0201, SMD	R1693, R1691, R1690	BOARD_ID:11	<10100>	
117S0006	1	RES, MF, 1/20W/1K OHM, 5, 0201, SMD	R1694	BOARD_ID:16	<01111>	

BOM_COST_GROUP=CPU & CHIPSET

DESIGN: X502/MLB		
LAST CHANGE: Wed Oct 28 12:50:22 2015		
PAGE TITLE		
PCH SPI/UART/GPIO		
	DRAWING NUMBER	051-01543
	REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		16 OF 105
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		16 OF 70
IV ALL RIGHTS RESERVED		

D

C

B

A


D

C


B

A

Primary Micro2-XDP



Secondary (PCH) Micro2-XDP






PCH/XDP Signal Isolation Notes:

R187x and R189x should be placed where signal path needs to split between route from PCH to J1850 and path to non-XDP signal destination (to minimize stub).

BOM_COST_GROUP=DEBUG


PAGE TITLE			DRAWING NUMBER		SIZE
CPU & CHIPSET: XDP			051-01543		D
Apple Inc.			REVISION		3.13.0
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE		18 OF 105
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET		17 OF 70
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

PCH RTC Crystal

PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

Schematic diagram of the XDP DBRESET L signal path. The signal originates from an 'IN' port, passes through a 5k resistor (R1996) to a node labeled 'XDP DBRESET L'. This node is connected to a 4.7k resistor (R1995) leading to a 'PP3V3_S0_PCH' supply and a 4.7k resistor (R1997) leading to ground. A 'GMIT' label is also present near the node.

SYMC_MAST55-BAROK_M1A		SYMC_DATE=04/06/2018	
PAGE TITLE			
Chipset Support			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-01543	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	
		3.13.0	
		BRANCH	
		PAGE	
		19 OF 105	
		SHEET	
		18 OF 70	

D




B

[illegible]


Memory VTT Enable Level-Shifter


CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




<small>FORM NO. 10-2000-2001-2002</small>		<small>FORM NO. 10-2001-2002</small>	
PAGE TITLE			
<h1>Project Chipset Support</h1>			
 Apple Inc.	DRAWING NUMBER	051-01543	SIZE
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	20 OF 105
		SHEET	19 OF 70

		8	7	6	5	4	3	2	1						
Memory Bit/Byte Swizzle															
D	C	B	A	MARK_BASE				MARK_BASE							
				22	=MEM_A_DQ<4>	==	TRUE	MEM_A_DQ<0>	7	23	=MEM_B_DQ<12>	==	TRUE	MEM_B_DQ<0>	7
				22	=MEM_A_DQ<1>	==	TRUE	MEM_A_DQ<1>	7	23	=MEM_B_DQ<9>	==	TRUE	MEM_B_DQ<1>	7
				22	=MEM_A_DQ<7>	==	TRUE	MEM_A_DQ<2>	7	23	=MEM_B_DQ<8>	==	TRUE	MEM_B_DQ<2>	7
				22	=MEM_A_DQ<3>	==	TRUE	MEM_A_DQ<3>	7	23	=MEM_B_DQ<13>	==	TRUE	MEM_B_DQ<3>	7
				22	=MEM_A_DQ<0>	==	TRUE	MEM_A_DQ<4>	7	23	=MEM_B_DQ<10>	==	TRUE	MEM_B_DQ<4>	7
				22	=MEM_A_DQ<5>	==	TRUE	MEM_A_DQ<5>	7	23	=MEM_B_DQ<15>	==	TRUE	MEM_B_DQ<5>	7
				22	=MEM_A_DQ<6>	==	TRUE	MEM_A_DQ<6>	7	23	=MEM_B_DQ<14>	==	TRUE	MEM_B_DQ<6>	7
				22	=MEM_A_DQ<2>	==	TRUE	MEM_A_DQ<7>	7	23	=MEM_B_DQ<11>	==	TRUE	MEM_B_DQ<7>	7
				22	=MEM_A_DQS_P<0>	==	TRUE	MEM_A_DQS_P<0>	7	23	=MEM_B_DQS_P<1>	==	TRUE	MEM_B_DQS_P<0>	7
22	=MEM_A_DQS_N<0>	==	TRUE	MEM_A_DQS_N<0>	7	23	=MEM_B_DQS_N<1>	==	TRUE	MEM_B_DQS_N<0>	7				
				22	=MEM_A_DQ<13>	==	TRUE	MEM_A_DQ<8>	7	23	=MEM_B_DQ<1>	==	TRUE	MEM_B_DQ<8>	7
				22	=MEM_A_DQ<12>	==	TRUE	MEM_A_DQ<9>	7	23	=MEM_B_DQ<0>	==	TRUE	MEM_B_DQ<9>	7
				22	=MEM_A_DQ<15>	==	TRUE	MEM_A_DQ<10>	7	23	=MEM_B_DQ<7>	==	TRUE	MEM_B_DQ<10>	7
				22	=MEM_A_DQ<14>	==	TRUE	MEM_A_DQ<11>	7	23	=MEM_B_DQ<6>	==	TRUE	MEM_B_DQ<11>	7
				22	=MEM_A_DQ<8>	==	TRUE	MEM_A_DQ<12>	7	23	=MEM_B_DQ<5>	==	TRUE	MEM_B_DQ<12>	7
				22	=MEM_A_DQ<9>	==	TRUE	MEM_A_DQ<13>	7	23	=MEM_B_DQ<4>	==	TRUE	MEM_B_DQ<13>	7
				22	=MEM_A_DQ<11>	==	TRUE	MEM_A_DQ<14>	7	23	=MEM_B_DQ<3>	==	TRUE	MEM_B_DQ<14>	7
				22	=MEM_A_DQ<10>	==	TRUE	MEM_A_DQ<15>	7	23	=MEM_B_DQ<2>	==	TRUE	MEM_B_DQ<15>	7
				22	=MEM_A_DQS_P<1>	==	TRUE	MEM_A_DQS_P<1>	7	23	=MEM_B_DQS_P<0>	==	TRUE	MEM_B_DQS_P<1>	7
				22	=MEM_A_DQS_N<1>	==	TRUE	MEM_A_DQS_N<1>	7	23	=MEM_B_DQS_N<0>	==	TRUE	MEM_B_DQS_N<1>	7
				22	=MEM_A_DQ<22>	==	TRUE	MEM_A_DQ<16>	7	23	=MEM_B_DQ<21>	==	TRUE	MEM_B_DQ<16>	7
				22	=MEM_A_DQ<21>	==	TRUE	MEM_A_DQ<17>	7	23	=MEM_B_DQ<17>	==	TRUE	MEM_B_DQ<17>	7
				22	=MEM_A_DQ<17>	==	TRUE	MEM_A_DQ<18>	7	23	=MEM_B_DQ<18>	==	TRUE	MEM_B_DQ<18>	7
				22	=MEM_A_DQ<16>	==	TRUE	MEM_A_DQ<19>	7	23	=MEM_B_DQ<22>	==	TRUE	MEM_B_DQ<19>	7
				22	=MEM_A_DQ<18>	==	TRUE	MEM_A_DQ<20>	7	23	=MEM_B_DQ<20>	==	TRUE	MEM_B_DQ<20>	7
				22	=MEM_A_DQ<20>	==	TRUE	MEM_A_DQ<21>	7	23	=MEM_B_DQ<16>	==	TRUE	MEM_B_DQ<21>	7
				22	=MEM_A_DQ<19>	==	TRUE	MEM_A_DQ<22>	7	23	=MEM_B_DQ<23>	==	TRUE	MEM_B_DQ<22>	7
				22	=MEM_A_DQ<23>	==	TRUE	MEM_A_DQ<23>	7	23	=MEM_B_DQ<19>	==	TRUE	MEM_B_DQ<23>	7
				22	=MEM_A_DQS_P<2>	==	TRUE	MEM_A_DQS_P<2>	7	23	=MEM_B_DQS_P<2>	==	TRUE	MEM_B_DQS_P<2>	7
				22	=MEM_A_DQS_N<2>	==	TRUE	MEM_A_DQS_N<2>	7	23	=MEM_B_DQS_N<2>	==	TRUE	MEM_B_DQS_N<2>	7
				22	=MEM_A_DQ<25>	==	TRUE	MEM_A_DQ<24>	7	23	=MEM_B_DQ<25>	==	TRUE	MEM_B_DQ<24>	7
				22	=MEM_A_DQ<29>	==	TRUE	MEM_A_DQ<25>	7	23	=MEM_B_DQ<29>	==	TRUE	MEM_B_DQ<25>	7
				22	=MEM_A_DQ<26>	==	TRUE	MEM_A_DQ<26>	7	23	=MEM_B_DQ<27>	==	TRUE	MEM_B_DQ<26>	7
				22	=MEM_A_DQ<31>	==	TRUE	MEM_A_DQ<27>	7	23	=MEM_B_DQ<26>	==	TRUE	MEM_B_DQ<27>	7
				22	=MEM_A_DQ<28>	==	TRUE	MEM_A_DQ<28>	7	23	=MEM_B_DQ<28>	==	TRUE	MEM_B_DQ<28>	7
				22	=MEM_A_DQ<24>	==	TRUE	MEM_A_DQ<29>	7	23	=MEM_B_DQ<24>	==	TRUE	MEM_B_DQ<29>	7
				22	=MEM_A_DQ<30>	==	TRUE	MEM_A_DQ<30>	7	23	=MEM_B_DQ<31>	==	TRUE	MEM_B_DQ<30>	7
				22	=MEM_A_DQ<27>	==	TRUE	MEM_A_DQ<31>	7	23	=MEM_B_DQ<30>	==	TRUE	MEM_B_DQ<31>	7
				22	=MEM_A_DQS_P<3>	==	TRUE	MEM_A_DQS_P<3>	7	23	=MEM_B_DQS_P<3>	==	TRUE	MEM_B_DQS_P<3>	7
				22	=MEM_A_DQS_N<3>	==	TRUE	MEM_A_DQS_N<3>	7	23	=MEM_B_DQS_N<3>	==	TRUE	MEM_B_DQS_N<3>	7
				22	=MEM_A_DQ<34>	==	TRUE	MEM_A_DQ<32>	7	23	=MEM_B_DQ<32>	==	TRUE	MEM_B_DQ<32>	7
				22	=MEM_A_DQ<35>	==	TRUE	MEM_A_DQ<33>	7	23	=MEM_B_DQ<37>	==	TRUE	MEM_B_DQ<33>	7
				22	=MEM_A_DQ<39>	==	TRUE	MEM_A_DQ<34>	7	23	=MEM_B_DQ<34>	==	TRUE	MEM_B_DQ<34>	7
				22	=MEM_A_DQ<38>	==	TRUE	MEM_A_DQ<35>	7	23	=MEM_B_DQ<35>	==	TRUE	MEM_B_DQ<35>	7
				22	=MEM_A_DQ<32>	==	TRUE	MEM_A_DQ<36>	7	23	=MEM_B_DQ<33>	==	TRUE	MEM_B_DQ<36>	7
				22	=MEM_A_DQ<36>	==	TRUE	MEM_A_DQ<37>	7	23	=MEM_B_DQ<36>	==	TRUE	MEM_B_DQ<37>	7
				22	=MEM_A_DQ<37>	==	TRUE	MEM_A_DQ<38>	7	23	=MEM_B_DQ<39>	==	TRUE	MEM_B_DQ<38>	7
				22	=MEM_A_DQ<33>	==	TRUE	MEM_A_DQ<39>	7	23	=MEM_B_DQ<38>	==	TRUE	MEM_B_DQ<39>	7
				22	=MEM_A_DQS_P<4>	==	TRUE	MEM_A_DQS_P<4>	7	23	=MEM_B_DQS_P<4>	==	TRUE	MEM_B_DQS_P<4>	7
				22	=MEM_A_DQS_N<4>	==	TRUE	MEM_A_DQS_N<4>	7	23	=MEM_B_DQS_N<4>	==	TRUE	MEM_B_DQS_N<4>	7
				22	=MEM_A_DQ<44>	==	TRUE	MEM_A_DQ<40>	7	23	=MEM_B_DQ<45>	==	TRUE	MEM_B_DQ<40>	7
				22	=MEM_A_DQ<45>	==	TRUE	MEM_A_DQ<41>	7	23	=MEM_B_DQ<41>	==	TRUE	MEM_B_DQ<41>	7
				22	=MEM_A_DQ<42>	==	TRUE	MEM_A_DQ<42>	7	23	=MEM_B_DQ<46>	==	TRUE	MEM_B_DQ<42>	7
				22	=MEM_A_DQ<46>	==	TRUE	MEM_A_DQ<43>	7	23	=MEM_B_DQ<47>	==	TRUE	MEM_B_DQ<43>	7
				22	=MEM_A_DQ<40>	==	TRUE	MEM_A_DQ<44>	7	23	=MEM_B_DQ<44>	==	TRUE	MEM_B_DQ<44>	7
				22	=MEM_A_DQ<41>	==	TRUE	MEM_A_DQ<45>	7	23	=MEM_B_DQ<40>	==	TRUE	MEM_B_DQ<45>	7
				22	=MEM_A_DQ<47>	==	TRUE	MEM_A_DQ<46>	7	23	=MEM_B_DQ<43>	==	TRUE	MEM_B_DQ<46>	7
				22	=MEM_A_DQ<43>	==	TRUE	MEM_A_DQ<47>	7	23	=MEM_B_DQ<42>	==	TRUE	MEM_B_DQ<47>	7
				22	=MEM_A_DQS_P<5>	==	TRUE	MEM_A_DQS_P<5>	7	23	=MEM_B_DQS_P<5>	==	TRUE	MEM_B_DQS_P<5>	7
				22	=MEM_A_DQS_N<5>	==	TRUE	MEM_A_DQS_N<5>	7	23	=MEM_B_DQS_N<5>	==	TRUE	MEM_B_DQS_N<5>	7
				22	=MEM_A_DQ<51>	==	TRUE	MEM_A_DQ<48>	7	23	=MEM_B_DQ<49>	==	TRUE	MEM_B_DQ<48>	7
				22	=MEM_A_DQ<54>	==	TRUE	MEM_A_DQ<49>	7	23	=MEM_B_DQ<48>	==	TRUE	MEM_B_DQ<49>	7
				22	=MEM_A_DQ<53>	==	TRUE	MEM_A_DQ<50>	7	23	=MEM_B_DQ<54>	==	TRUE	MEM_B_DQ<50>	7
				22	=MEM_A_DQ<55>	==	TRUE	MEM_A_DQ<51>	7	23	=MEM_B_DQ<53>	==	TRUE	MEM_B_DQ<51>	7
				22	=MEM_A_DQ<49>	==	TRUE	MEM_A_DQ<52>	7	23	=MEM_B_DQ<55>	==	TRUE	MEM_B_DQ<52>	7
				22	=MEM_A_DQ<52>	==	TRUE	MEM_A_DQ<53>	7	23	=MEM_B_DQ<52>	==	TRUE	MEM_B_DQ<53>	7
				22	=MEM_A_DQ<50>	==	TRUE	MEM_A_DQ<54>	7	23	=MEM_B_DQ<50>	==	TRUE	MEM_B_DQ<54>	7
				22	=MEM_A_DQ<48>	==	TRUE	MEM_A_DQ<55>	7	23	=MEM_B_DQ<51>	==	TRUE	MEM_B_DQ<55>	7
				22	=MEM_A_DQS_P<6>	==	TRUE	MEM_A_DQS_P<6>	7	23	=MEM_B_DQS_P<6>	==	TRUE	MEM_B_DQS_P<6>	7
				22	=MEM_A_DQS_N<6>	==	TRUE	MEM_A_DQS_N<6>	7	23	=MEM_B_DQS_N<6>	==	TRUE	MEM_B_DQS_N<6>	7
				22	=MEM_A_DQ<63>	==	TRUE	MEM_A_DQ<56>	7	23	=MEM_B_DQ<60>	==	TRUE	MEM_B_DQ<56>	7
				22	=MEM_A_DQ<58>	==	TRUE	MEM_A_DQ<57>	7	23	=MEM_B_DQ<57>	==	TRUE	MEM_B_DQ<57>	7
				22	=MEM_A_DQ<59>	==	TRUE	MEM_A_DQ<58>	7	23	=MEM_B_DQ<62>	==	TRUE	MEM_B_DQ<58>	7
				22	=MEM_A_DQ<62>	==	TRUE	MEM_A_DQ<59>	7	23	=MEM_B_DQ<58>	==	TRUE	MEM_B_DQ<59>	7
				22	=MEM_A_DQ<60>	==	TRUE	MEM_A_DQ<60>	7	23	=MEM_B_DQ<61>	==	TRUE	MEM_B_DQ<60>	7
				22	=MEM_A_DQ<57>	==	TRUE	MEM_A_DQ<61>	7	23	=MEM_B_DQ<56>	==	TRUE	MEM_B_DQ<61>	7
				22	=MEM_A_DQ<56>	==	TRUE	MEM_A_DQ<62>	7	23	=MEM_B_DQ<59>	==	TRUE	MEM_B_DQ<62>	7
				22	=MEM_A_DQ<61>	==	TRUE	MEM_A_DQ<63>	7	23	=MEM_B_DQ<63>	==	TRUE	MEM_B_DQ<63>	7
				22	=MEM_A_DQS_P<7>	==	TRUE	MEM_A_DQS_P<7>	7	23	=MEM_B_DQS_P<7>	==	TRUE	MEM_B_DQS_P<7>	7
				22	=MEM_A_DQS_N<7>	==	TRUE	MEM_A_DQS_N<7>	7	23	=MEM_B_DQS_N<7>	==	TRUE	MEM_B_DQS_N<7>	7
BOM_COST_GROUP=DRAM								DDR4 SO-DIMM SIGNAL ALIASES							
								DRAWING NUMBER 051-01543				SIZE D			
								REVISION 3.13.0							
								BRANCH							
								PAGE 21 OF 105							
								SHEET 20 OF 70							

SYNC_MASTER=J117_MLB		SYNC_DATE=11/06/2015	
PAGE TITLE			
DDR4 SO-DIMM SIGNAL ALIASES			
 Apple Inc.		DRAWING NUMBER	051-01543
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	
		SHEET	
		21 OF 105	
		70 OF 70	





D

C

B


A

D






























C


B


A




10K PU ON CLOCKS PAGE







PAGE TITLE			
USB-C HIGH SPEED 2			
 Apple Inc.		DRAWING NUMBER	051-01543
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	29 OF 105
		SHEET	25 OF 70




PRIMARY ACE USB-C PORT CONTROLLER (UPC)




PAGE TITLE		
USB-C PORT CONTROLLER A		
 Apple Inc.	DRAWING NUMBER	051-01543
	REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	31 OF 105
	SHEET	27 OF 70

BOM_COST_GROUP=USB-C


SECONDARY ACE USB-C PORT CONTROLLER (UPC)





LAST CHANGE: Wed Apr 1 22:57:37 2015

PAGE TITLE

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-01543

SIZE

D

REVISION

3.13.0

BRANCH



PAGE

33 OF 105

SHEET

29 OF 70

BOM_COST_GROUP=USB-C




Note: Bead Probes needed

PCIE RX1


PCIE RX0

PCIEX4 SSD REQUIRES AC COUPLING CAPS ON TX SIDE


SYNC_MASTER=DTU2MAN_MLB		SYNC_DATE=04/08/2016	
PAGE TITLE			
SSD Connectors			
	Apple Inc.		DRAWING NUMBER 051-01543
			SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION 3.13.0	
		BRANCH	
		PAGE 37 OF 105	
		SHEET 31 OF 70	

HDD POWER/OOB CONNECTOR


HDD Out-of-Band Temperature Sensing




5V HDD FET














HDD SIGNAL CONNECTOR




SYNC_MASTER=J117_MLB		SYNC_DATE=11/06/2015	
PAGE TITLE			
HDD Connector			
 Apple Inc.		DRAWING NUMBER	051-01543
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 105
		SHEET	32 OF 70

BOM_COST_GROUP=HDD



NOTE: Pull-down on S0 plus internal pull-ups on other 3 SPI pins configures ENET for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.

NOTE: ENETM requires SI pull-down instead of S0.



BCM requests SD CR[0:7], CMD, CLK termination.

If ENET switching regulator is used, this pin should have a 1K pull-down to GND


```

PLACEMENT_NOTE=PLACE R3961 NEAR U3900

PLACEMENT_NOTE=PLACE R3979 NEAR U3900

PLACEMENT_NOTE=PLACE R3971 NEAR U3900
PLACEMENT_NOTE=PLACE R3972 NEAR U3900
PLACEMENT_NOTE=PLACE R3973 NEAR U3900
PLACEMENT_NOTE=PLACE R3974 NEAR U3900
PLACEMENT_NOTE=PLACE R3975 NEAR U3900
PLACEMENT_NOTE=PLACE R3976 NEAR U3900
PLACEMENT_NOTE=PLACE R3977 NEAR U3900
PLACEMENT_NOTE=PLACE R3978 NEAR U3900

```

SYNC_MASTER=J117_MLB		SYNC_DATE=11/06/2015	
PAGE TITLE			
PHY (CAESAR IV)			
	DRAWING NUMBER		SIZE
	051-01543		D
	REVISION		
	3.13.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 39 OF 105 SHEET 33 OF 70	

D

C

B

A


D

C

B


A

CAESAR IV 1.2V INT.VR CMPT'S




ENET Enable Generation

ENET is enabled when in S0 or when (S4 & WOL_EN) is present




3.3V ENET FET


CRITICAL
Q4020
NTR4101P
SOT-23-HF







CAESAR IV ACTIVITY LED




CAESAR IV WAKE# ISOLATION








514-0822
CRITICAL
J4000
K70-K72
F-ANG-TH




BOM_COST_GROUP=ETHERNET

SYNC_MASTER=J134_MLB		SYNC_DATE=06/09/2016	
PAGE TITLE			
Ethernet Support & Connector			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01543		D
	REVISION		
	3.13.0		
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		40 OF 105	
SHEET		34 OF 70	





SYNC_MASTER=J117_MLB		SYNC_DATE=11/06/2015	
PAGE TITLE			
SD READER CONNECTOR			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01543		D
	REVISION		
			3.13.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		41 OF 105	
SHEET		35 OF 70	

A




A




SYMC_MASTER-OUTZMAN_MLB		SYMC_DATE-08/26/2013	
PAGE TITLE			
Camera Controller			
	Apple Inc.	DRAWING NUMBER	051-01543
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	42 OF 105
		SHEET	36 OF 70


Camera Processor Reset




Camera Processor ExtBoot Cntl



1.2V S0 LOAD SWITCH



BOM_COST_GROUP=CAMERA

SYNC_MASTER=DTU2MAN_MLB		SYNC_DATE=04/26/2016	
PAGE TITLE			
Camera Controller Support			
	Apple Inc.	DRAWING NUMBER	051-01543
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.13.0
		BRANCH	
		PAGE	43 OF 105
		SHEET	37 OF 70

D

C

B

A


D

C

B

A

Internal DP Connector



D

C

B

A

D


C


B

A


NC aliases

24	IN	=DP_X_SRC_ML_P<2>	==	NC_DP_TBTSRC_ML_P<2>	
24	IN	=DP_X_SRC_ML_N<2>	==	NC_DP_TBTSRC_ML_N<2>	NO_TEST=1 MAKE_BASE=TRUE
24	IN	=DP_X_SRC_ML_P<3>	==	NC_DP_TBTSRC_ML_P<3>	NO_TEST=1 MAKE_BASE=TRUE
24	IN	=DP_X_SRC_ML_N<3>	==	NC_DP_TBTSRC_ML_N<3>	NO_TEST=1 MAKE_BASE=TRUE
5	IN	DP_INT_ML_P<2>	==	NC_DP_INT_ML_P<2>	NO_TEST=1 MAKE_BASE=TRUE
5	IN	DP_INT_ML_N<2>	==	NC_DP_INT_ML_N<2>	NO_TEST=1 MAKE_BASE=TRUE
5	IN	DP_INT_ML_P<3>	==	NC_DP_INT_ML_P<3>	NO_TEST=1 MAKE_BASE=TRUE
5	IN	DP_INT_ML_N<3>	==	NC_DP_INT_ML_N<3>	NO_TEST=1 MAKE_BASE=TRUE



SYNC_MASTER=J117_MLB		SYNC_DATE=11/06/2015	
PAGE TITLE			
Internal DP MUXing			
	DRAWING NUMBER		SIZE
	051-01543		D
Apple Inc.	REVISION		
	3.13.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		45 OF 105	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		39 OF 70	
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=DISPLAY




SYNC_MASTER=AARON_MLB

SYNC_DATE=07/29/2016

PAGE TITLE

USB-A: EXTERNAL USB PORTS A & B



Apple Inc.

DRAWING NUMBER

051-01543

SIZE

D

REVISION

3.13.0

BRANCH

PAGE

46 OF 105

SHEET

40 OF 70

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

C

B


A

D


C

B

A



BOM_COST_GROUP=USB-A

SYNC_MASTER=AARON_MLB		SYNC_DATE=07/29/2016	
PAGE TITLE			
USB-A: EXTERNAL USB PORTS C & D			
 Apple Inc.	DRAWING NUMBER	051-01543	SIZE
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	47 OF 105	
	SHEET	41 OF 70	

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

68 48 43 =PP3V3 G3H SMC

L5001
30-OHM-1.7A
0402
PP3V3 G3H SMC_VDDA
MIN_LINE_WIDTH=0.2500
MIN_NECK_WIDTH=0.1000
VOLTAGE=3.3V

C5001
0.1UF
104
6.3V
CERM-X5R
0201

U5000
LM4FSXAH5BB
BGA
(2 OF 2)

C10 SMC_TCK
A10 SMC_TMS
A11 SMC_TDO
B10 SMC_TDI

VDDA
D3

VREFA+
D2

VREFA-
D1

GNDA
E3

A1
C7

D9
D5

F9
H5

J5
H9

J11
J1

K11
K1

PP3V0 G3H AVREF_SMC

PLACE_NEAR=U5000.D1:4mm

PLACE_NEAR=U5000.D2:4mm

C5020
1.0UF
204
6.3V
X5R
0201-1

GND_SMC_AVSS

B13 LPC0AD0

A13 LPC0AD1

C12 LPC0AD2

D11 LPC0AD3

H12 LPC0CLK

D12 LPC0FRAME*

C13 LPC0RESET*

H13 LPC0SERIRQ

G11 LPC0CLKRUN*

F13 LPC0PD*

F12 LPC0SCI*

B12 PK5

E10 I2C0SCL

D13 I2C0SDA

M4 I2C1SCL

N2 I2C1SDA

N8 I2C2SCL

M8 I2C2SDA

L8 I2C3SCL

K8 I2C3SDA

N7 I2C4SCL

M7 I2C4SDA

N4 I2C5SCL

N3 I2C5SDA

H11 PM6/FAN0PWM0

L13 PM7/FAN0TACH0

C11 PM6/FAN0PWM1

A12 PK7/FAN0TACH1

G3 PN2/FAN0PWM2

D10 PN3/FAN0TACH2

L11 PN4/FAN0PWM3

N12 PN5/FAN0TACH3

N11 PN6/FAN0PWM4

M11 PN7/FAN0TACH4

J4 PH2/FAN0PWM5

J2 PH3/FAN0TACH5

C4 PECI0RX

C6 PECI0TX

M13 PP0/IRQ116

L12 PP1/IRQ117

M5 PP2/IRQ118

J12 PP3/IRQ119

J13 PP4/IRQ120

L5 PP5/IRQ121

D8 PP6/IRQ122

K6 PP7/IRQ123

D4 PQ0/IRQ124

E4 PQ1/IRQ125

F5 PQ2/IRQ126

N5 PQ3/IRQ127

N6 PQ4/IRQ128

K5 PQ5/IRQ129

M6 PQ6/IRQ130

L6 PQ7/IRQ131

L3 U0RX

M1 U0TX

E13 USB0DM

E12 USB0DP

AIN00 E2 proj analog SMC_ADC0

AIN01 E1 proj analog SMC_ADC1

AIN02 F2 proj analog SMC_ADC2

AIN03 F1 proj analog SMC_ADC3

AIN04 B3 proj analog SMC_ADC4

AIN05 A3 proj analog SMC_ADC5

AIN06 B4 proj analog SMC_ADC6

AIN07 A4 proj analog SMC_ADC7

AIN08 B5 proj analog SMC_ADC8

AIN09 A5 proj analog SMC_ADC9

AIN10 B6 proj analog SMC_ADC10

AIN11 A6 proj analog SMC_ADC11

AIN12 C1 proj analog SMC_ADC12

AIN13 C2 proj analog SMC_ADC13

AIN14 B1 proj analog SMC_ADC14

AIN15 B2 proj analog SMC_ADC15

AIN16 G2 proj analog SMC_ADC16

AIN17 G1 proj analog SMC_ADC17

AIN18 H1 proj analog SMC_ADC18

AIN19 H2 proj analog SMC_ADC19

AIN20 B7 proj analog SMC_ADC20

AIN21 A7 proj analog SMC_ADC21

AIN22 B8 proj analog SMC_ADC22

AIN23 A8 proj analog SMC_ADC23

C0+ K2 arch analog CPU_PROCHOT_L

C1+ K1 arch analog SMC_VCCIO_CPU_DIV2

C1- L2 proj SMC_PC4

PCS/C1+ L1 PK5/SCRIPTOR_OVERRIDE_L

T3CCP1/PJ5/C2- C5 arch SMC_CPU_CATERR_L

T3CCP0/PJ4/C2+ D5 arch CPU_THERMTRIP_3V3

SSI0CLK/PA2 M2 arch SMC_PM_G2_EN

SSI0FSS/PA3 M3 arch PM_DSN_PWRGD

SSI0RX/PA4 L4 arch SMC_DELAYED_PWRGD

SSI0TX/PA5 N1 arch SMC_PROCHOT

U1RX/B0 F11 arch SMC_DEBUGPRT_RX_L

U1TX/PB1 E11 arch SMC_DEBUGPRT_TX_L

TOCCP0/PB6 F4 arch SMC_PB6

TOCCP1/PB7 F3 arch SMC_GFX_THROTTLE_L

SSI1RX/PF0 M9 arch SPI_SMC_MISO

SSI1TX/PF1 N9 arch SPI_SMC_MOSI

SSI1CLK/PF2 L10 arch SPI_SMC_CLK

SSI1FSS/PF3 K10 arch SPI_SMC_CS_L

PF4 L9 arch S5_PWRGD

PF5 K9 arch SMC_PM_PCH_SYS_PWR0K

WT0CCP0/PG4 K7 proj SMC_PG4

WT0CCP1/PG5 L7 arch SMC_GFX_OVERTEMP

WT2CCP0/PH0 K3 arch ALL_SYS_PWRGD

WT2CCP1/PH1 K4 arch SMC_THERMTRIP

WT3CCP0/PH4 J3 arch od PM_PWRBTN_L

WT3CCP1/PH5 H4 arch PM_SYSRST_L

WT4CCP0/PH6 H3 proj od SMC_PH6

WT4CCP1/PH7 G4 proj SMC_PH7

T1CCP0/PJ0 C9 arch SMC_OOB1_D2R_L

T1CCP1/PJ1 B9 arch SMC_OOB1_R2D_L

T2CCP0/PJ2 A9 proj SMC_EJ2

T2CCP1/PJ3 C8 proj SMC_EJ3

WT5CCP1/PM3 H10 proj SMC_PM3

C5010
1UF
104
6.3V
CERM
402

C5011
1UF
104
6.3V
CERM
402

C5012
1UF
104
6.3V
CERM
402

C5013
0.1UF
104
6.3V
CERM-X5R
0201

C5014
0.1UF
104
6.3V
CERM-X5R
0201

C5015
0.1UF
104
6.3V
CERM-X5R
0201

C5016
0.1UF
104
6.3V
CERM-X5R
0201

C5017
0.1UF
104
6.3V
CERM-X5R
0201

PP1V2 G3H SMC_VDDC

MIN_LINE_WIDTH=0.2500
MIN_NECK_WIDTH=0.1000
VOLTAGE=1.2V

D7

E6

E8

E9

F10

J7

J9

J10

VDD

J1

J6

K13

VDDC

D6

SYNC_MASTER=J117_MLB

SYNC_DATE=11/06/2015

PAGE TITLE

SMC Controller



Apple Inc.

DRAWING NUMBER
051-01543

SIZE
D

REVISION
3.13.0

BRANCH

PAGE
50 OF 105

SHEET
42 OF 70

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BOM_COST_GROUP=SMC


D

C

B


A

SMC Supervisor and AVREF Supply




SMC Controlled RTC Reset


To absorb current from discharging RTC Reset CAP



Power Button




Comparator Reference



Note:
Open-drain stage on S4 to account
case when SMC is initializing in S5,
and chip is not yet configured.
and ACDC_BURST_EN_L could be floating.

AC/DC Burst Mode Enable



ADC Channel Aliases

VD2R	42	SMC_ADC0	==	VSNS_P12VG3H	46
ID2R	42	SMC_ADC1	==	ISNS_P12VG3H	46
IC20	42	SMC_ADC3	==	ISNS_P12VSD0_CPUCORE	46
VC0C	42	SMC_ADC4	==	VSNS_CPUVCC	46
IC0C	42	SMC_ADC5	==	VSNS_CPUVCC	46
VC0G	42	SMC_ADC6	==	VSNS_CPUVCC_GT	46
IC0G	42	SMC_ADC7	==	ISNS_CPUVCC_GT	46
IC0S	42	SMC_ADC9	==	ISNS_OPC_VCC1V0	46
IC0S	42	SMC_ADC10	==	ISNS_CPUVCC_SA	46
IC0P	42	SMC_ADC11	==	ISNS_PCH_VCC1V0	46
VR54	42	SMC_ADC16	==	VSNS_P5V54	46
IR54	42	SMC_ADC17	==	ISNS_P5V54	46
VR35	42	SMC_ADC18	==	VSNS_P3V3S5	46
IR35	42	SMC_ADC19	==	ISNS_P3V3S5	46
IH1R	42	SMC_ADC21	==	ISNS_SSD_S4	46
VM0R	42	SMC_ADC22	==	VSNS_P1V2_S3_DDR	46
IR13	42	SMC_ADC23	==	ISNS_P1V2_S3_DDR	46


Unused ADC Channels

42	SMC_ADC2	==	NC_ISNS_P12VSD0_GPU	43
42	SMC_ADC8	==	NC_VSNS_FVDDQ	43
42	SMC_ADC12	==	NC_VSNS_CPU_VDDCI	43
42	SMC_ADC13	==	NC_ISNS_CPU_VDDCI	43
42	SMC_ADC14	==	NC_VSNS_CPU_VDDCI	43
42	SMC_ADC15	==	NC_ISNS_GPU_VDDCI	43
42	SMC_ADC20	==	NC_ISNS_P5V54_USB	43
42	SPI_SMC_MISO	==	NC_SPI_SMC_MISO	43
42	SPI_SMC_MOSI	==	NC_SPI_SMC_MOSI	43
42	SPI_SMC_CLK	==	NC_SPI_SMC_CLK	43
42	SPI_SMC_CS_L	==	NC_SPI_SMC_CS_L	43

Platform Thermal Control

PROCHOT Support


Level-shifter that allows SMC to drive PROCHOT



This allows SMC to shutdown system.

PECI Support

Level-shifter that allows SMC to drive Peci
Place this circuit near the Tee point to minimize reflections



This passes CPU's TRHMTRIP to SMC so shutdown reason can be recorded.

SHOWN IN RDAR:20452279


Project-specific Aliases

42	<u>SMC_PA0</u>	==	SMC_DEBUGPRT2_RX_L	26	43
			MAKE_BASE=TRUE		
42	<u>SMC_PA1</u>	==	SMC_DEBUGPRT2_TX_L	26	43
			MAKE_BASE=TRUE		
42	<u>SMC_PC4</u>	==	MEM_OK	3	8
			MAKE_BASE=TRUE		
42	<u>SMC_PG4</u>	==	SMC_DEBUGPRT_EN_L	40	
			MAKE_BASE=TRUE		
42	<u>SMC_PH2</u>	==	SMC_ASSERT_RTCRST	18	43
			MAKE_BASE=TRUE		
42	<u>SMC_PH6</u>	==	MEM_EVENT_L	22	23
			MAKE_BASE=TRUE		
42	<u>SMC_PJ2</u>	==	SMC_QQB2_D2R_L	31	
			MAKE_BASE=TRUE		
42	<u>SMC_RJ3</u>	==	SMC_QQB2_R2D_L	31	
			MAKE_BASE=TRUE		
42	<u>SMC_PL6</u>	==	=SMC_WIFI_PWR_EN	30	43
				AP_PWR_EN	
				MAKE_BASE=TRUE	
42	<u>SMC_PL7</u>	==	SMC_BT_PWR_EN	30	43
			MAKE_BASE=TRUE		
42	<u>SMC_PM3</u>	==	FSU_OCP_ACTIVE	43	
			MAKE_BASE=TRUE		
42	<u>SMC_PN3</u>	==	=TCON_BLC_EN	38	64
				BKLT_EN	
				MAKE_BASE=TRUE	
42	<u>SMC_PN5</u>	==	ACDC_BURST_EN_L	43	
			MAKE_BASE=TRUE		
42	<u>SMC_PN7</u>	==	DP_LINK_OK	19	
			MAKE_BASE=TRUE		
42	<u>SMC_PP0</u>	==	SMC_ACDC_ID	55	70
			MAKE_BASE=TRUE		
42	<u>SMC_PP1</u>	==	PM_EPO_L	43	55
			MAKE_BASE=TRUE		
42	<u>SMC_PP2</u>	==	SMC_PME_S4_WAKE_L	30	43
			MAKE_BASE=TRUE		
42	<u>SMC_PB6</u>	==	SMC_EXT_VIDEO_SEL	39	

Unused Project-specific


42	SMC_PH7	==	NC_GFX_OK_L	NO_TEST=1
42	SMC_PN4	==	NC_SMC_GFX_ALERT	NO_TEST=1
42	SMC_PN6	==	NC_SMC_G3_WAKESRC_EN	NO_TEST=1
42	SMC_PP3	==	NC_SMC_PME_S4_DARK_L	NO_TEST=1
42	SMC_PP4	==	NC_SMC_S4_WAKESRC_EN	NO_TEST=1
42	SMC_PP5	==	NC_SMC_HI_PWR_GFX	NO_TEST=1
42	SMC_PP6	==	NC_SMC_PP6	NO_TEST=1
42	SMC_PP7	==	NC_SMC_PP7	NO_TEST=1
42	SMBUS_SMC_5_G3H_SCL	==	NC_SMBUS_SMC_5_G3H_SCL	NO_TEST=1
42	SMBUS_SMC_5_G3H_SDA	==	NC_SMBUS_SMC_5_G3H_SDA	NO_TEST=1
42	SMC_GFX_THROTTLE_L	==	NC_SMC_GFX_THROTTLE_L	NO_TEST=1
42	SMC_GFX_OVERTEMP	==	NC_SMC_GFX_OVERTEMP	NO_TEST=1

SMC 32KHz Clock




SMC Crystal


NOTE: SMC team wants 12MHz for this Xtal




Arch Pull Up/Down



PROJ PULL UP/DOWN






Serial/JTAG Interface Pull-ups




SYNC_MASTER=AARON_MLB		SYNC_DATE=05/11/2016	
PAGE TITLE			
SMC Support		DRAWING NUMBER	051-01543
Apple Inc.		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	51 OF 105
		SHEET	43 OF 70


BOM_COST_GROUP=SMC




SAM Card ROM slave

BOOTROM SPI FLASH


SYNC_MASTER=DTUZMAN_MLB		SYNC_DATE=06/14/2016	
PAGE TITLE			
SPI and Debug Connector			
	DRAWING NUMBER		SIZE
	051-01543		D
	REVISION		
Apple Inc.		3.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		52 OF 105	
		SHEET	
		44 OF 70	




D



C




B



A


SSD S4 (VR35/IH1R:ADC21)

I-Sense for SSD / V-Sense for PPSSD)




VDDQ S3 (VM0R:ADC22/IR13:ADC23)

VDDQ Lowside sense for CPU & SO-DIMM Modules




PP5V_S4 (VR54:ADC16/IR54:ADC17)

PP5V S4 low side power distribution




A


CPU Core (VC0C:ADC4/IC0C:ADC5)




PCH VCC 1.0 (1.0V/IC0P:ADC11)




EDRAM VCC 1.0 (1.0V/IC0E:ADC9)



CPU Core GT (VC0G:ADC6/IC0G:ADC7)



CPU CORE VCC_SA (1.05V/IC0S:ADC10)



BOM_COST_GROUP=SENSORS


BOM_COST_GROUP=SENSORS

D



C

B

A



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode



D

D

C

C

B

B

A

A


SMC Fan 0 (System)

Note:

The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q6010 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q6010 is at common and the SMC sinks current when Q6010 is on.


This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.

Otherwise, this is simply a pass-FET.
See RADAR: 10565825- D7: Need schematic and PCB file of fan(All Vendors).





Add C6020 1000pF Cap, Change R6020 to 47K -- Radar 11661918 D8 Protol Fan Tach instability.

SMC Fan 1 (Unused)





BOM_COST_GROUP=FAN

SYNC_MASTER=DTU2MAN_MLB		SYNC_DATE=04/08/2016	
PAGE TITLE			
System Fan			
	Apple Inc.		DRAWING NUMBER 051-01543
			SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION 3.13.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		BRANCH PAGE 60 OF 105 SHEET 48 OF 70	



AD1 AD0 I2C ADDR
GND GND 0x48 <--
GND 1.8V 0x49
1.8V GND 0x4A
1.8V 1.8V 0x4B



DESIGN: X502/MLB		
LAST CHANGE: Tue Sep 22 14:30:15 2015		
PAGE TITLE		
AUDIO: AUDIO JACK CODEC		
 Apple Inc.	DRAWING NUMBER	051-01543
	REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	63 OF 105
	SHEET	50 OF 70


BOM_COST_GROUP=AUDIO

2X MONO SPEAKER AMPLIFIERS (TAS5764L)

APN:353800875


GAIN = TBD


SPEAKER AMPLIFIERS - LEFT CHANNEL




SPEAKER CABLE CONNECTORS

APPLE P/N 518S0862





DESIGN: X502/DEV_MLB_U		
LAST CHANGE: Wed Feb 18 17:12:24 2015		
PAGE TITLE		
AUDIO: LEFT SPKR AMP		
 Apple Inc.	DRAWING NUMBER	051-01543
	REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH
		PAGE
		64 OF 105
		SHEET
		51 OF 70

BOM_COST_GROUP=AUDIO




GAIN = TBD

SPEAKER AMPLIFIERS - RIGHT CHANNEL




SPEAKER CABLE CONNECTORS

APPLE P/N 518S0862



BOM_COST_GROUP=AUDIO

DESIGN: X502/DEV_MLB_U			
LAST CHANGE: Wed Feb 18 17:12:24 2015			
PAGE TITLE			
AUDIO: RIGHT SPKR AMP			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01543		D
	REVISION 3.13.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 65 OF 105	
		SHEET 52 OF 70	

D

C

B


A

D


C

B

A



BOM_COST_GROUP=AUDIO


PAGE TITLE			
AUDIO: AUDIO JACK CONN			
 Apple Inc.	DRAWING NUMBER	051-01543	SIZE D
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		66 OF 105	
SHEET		53 OF 70	

3.3V "G3HOT" REGULATOR
1.25MHZ SWITCHING FREQ

C6936/C6937 ARE MIRRORED AS A
provision for acoustic noise


C6908/C6909 ARE MIRRORED AS A
provision for acoustic noise

C6932/C6933 AND C6934/C6935 ARE MIRRORED AS A
PROVISION FOR ACOUSTIC NOISE




353S4322 TPS3847085
8.5V VCC FALLING RESET THRESHOLD
+/- 0.2125V
VOL-MAX = 0.4V
VOH-MAX = 4V


MLB to AC-DC Supplemental Signal Connector


















MLB to AC-DC Connector



12V S5 FET



PAGE TITLE			Power Connectors / VReg G3Hot	
 Apple Inc.		DRAWING NUMBER	051-01543	SIZE
		REVISION	3.13.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		
		PAGE	69 OF 105	
		SHEET	55 OF 70	



CPU VCC CORE REGULATOR

EDC = 32A

TDC = 23A


DCLL = 0.0024 OHM


CPU VCCSA REGULATOR

EDC = 5.5A


TDC = 5.0A

DCLL = 0.0103 OHM



DRAWING		LAST_MODIFIED= Tue Aug 30 19:52:22 2016	
PAGE TITLE			
CPU IMVP8 CORE / VCCSA Power Stage			
 Apple Inc.		DRAWING NUMBER	051-01543
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	71 OF 105
		SHEET	57 OF 70


BOM_COST_GROUP=CPU & CHIPSET



CPU VCCGT Regulator

EDC = 64A
TDC = 40A
DCLL = 0.002 OHM

BOM_COST_GROUP=CPU & CHIPSET


DRAWING		LAST_MODIFIED= Tue Aug 30 19:52:28 2016	
PAGE TITLE			
CPU IMVP8 VCCGT Power Stage			
 Apple Inc.		DRAWING NUMBER	051-01543
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	72 OF 105
		SHEET	58 OF 70

D

C



Δ

PAGE TITLE		DDR Regulators VDDQ / VTT / VPP	
	Apple Inc.	DRAWING NUMBER	051-01543
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I NOT TO REVEAL OR PUBLISH IT		PAGE	73 OF 105
		SHEET	59 OF 70


D

C

A

A

BOM_COST_GROUP=CPU & CHIPSET

$$\text{OCP CURRENT LIMIT: } 5.9 \text{ A} = \frac{R/407 * 8.5 \text{ E-6}}{\text{DCR (L7510)}}$$


3.3V S5 Regulator


$$\text{OC TRIP POINT (TYP):} \quad 13.6 \text{ A} = \frac{\text{R7618} * 10 \text{ E-6}}{\text{R7610}}$$

$$\text{Switching freq: } 356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7633}$$

5V S4 Regulator

$$\text{OC trip point:} \quad 16.6 \text{ A} = \frac{\text{R7658} * 10 \text{ E-6}}{\text{R7650}}$$


$$\text{Switching freq: } 356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7673}$$



BOM_COST_GROUP=PLATFORM POWER


1.8V S5 REGULATOR


Vout = 1.794V
Max Current = 1.8A
Freq = 1 MHz




1.0V S0 OPC (EDRAM) REGULATOR








CONFIGURED FOR 1.05V DUE TO VOLTAGE DROP TO SUPPLY PINS




PAGE TITLE		
VREG 1V8 / MISC POWER		
 Apple Inc.	DRAWING NUMBER	051-01543
	REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
BRANCH	PAGE	
	77 OF 105	
SHEET	63 OF 70	

BOM_COST_GROUP=PLATFORM POWER







SYNOPSIS_MASTER=DT0000N_HLS		SYNOPSIS_DATE=05/24/2018	
PAGE TITLE			
		DRAWING NUMBER 051-01543	
Apple Inc.		SIZE D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 3.13.0	
		BRANCH	
		PAGE 84 OF 105	
		SHEET 65 OF 70	

BOM_COST_GROUP=PLATFORM POWER


S5 Enable




S4 Enables




S4 USB Enable



S3 Enables




S0 Enables



****OUTDATED NOTE****
No bypass diode added across 3.3V S0 EN RC delay to mitigate possible glitching from PGOOD pullup to 5V S0 on 1.05V VR page competing with logic turn on time.


EXTRA GATES


CONSIDER REPLACING U8510 WITH DUAL-GATE




****OUTDATED NOTE****
12V S0 EN RC delay must be >= downstream delay on 4.5V REG enable which in turn enables 1.05V S0. This allows for 12V S0 to hold as long as 1.05V S0 regulator is powered.

****OUTDATED NOTE****
5V S0 RC delay must be >= downstream delay on 4.5V REG enable to allow for 4.5V regulator to remain powered during power down sequence.



SYNC_MASTER=DTU2MAN_MLB		SYNC_DATE=04/11/2016	
PAGE TITLE			
PM Regulator Enables			
	Apple Inc.	DRAWING NUMBER	051-01543
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	85 OF 105
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	66 OF 70
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

ALL_SYS_PWRGD,PCH_PWROK & SYS_PWROK Generation



Resume Reset


Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8

Note:
The iMac J70 design does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:
Power on:
Asserted at least 10 ms after all suspend well power is valid
Power off or loss of AC:
Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
to allow PCH to switch suspend well to battery without excessive loading

Method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.

RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.



OUTDATED NOTES


Rail definitions




























Platform: All processor non-Core and non-Graphics (5V, 3.3V, 1.5V, 1.05V for PCH/TBT/GPU)
Uncore: 1.8V and 1.2V for DDR3

Notes on sequencing requirements

Intel:


1. No hard specification on platform rails
2. SMC guarantees timing on PCH DPWROK and PWROK
3. VCC3_3 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC3V3 ramping to 2.6V
4. VCC1_5 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC1V5 ramping to 1.35V
5. VCC may power down before VCC3_3, VCC3_3 must ramp down to 2.6V within 35ms
6. VCC may power down before VCC1_5, VCC1_5 must ramp down to 1.35V within 35ms


SYNC_MASTER=DTU2MAN_MLB		SYNC_DATE=04/05/2016	
PAGE TITLE			
PM Power Good			
 Apple Inc.	DRAWING NUMBER	051-01543	SIZE D
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	86 OF 105
		SHEET	67 OF 70



XDP DEBUG TEST POINTS

FPMC_TEST		
151	XDP CPU PRDY L	THRU 15 17
152	XDP CPU PREQ L	THRU 15 17
153	XDP CPU TCK	THRU 6 17
154	PCH JTAGX	THRU 6 17
155	XDP PCH TCK	THRU 6 17
156	XDP CPU TMS	THRU 6 17
157	XDP CPU TST L	THRU 6 17
158	XDP PCH TMS	THRU 6 17
159	XDP CPU TST L	THRU 6 17
160	XDP PCH TST L	THRU 6 17
161	XDP CPU TDI	THRU 6 17
162	XDP PCH TDI	THRU 6 17
163	XDP CPU TDO	THRU 6 17
164	XDP PCH TDO	THRU 6 17
165	CFU CFC<3>	THRU 6 17
166	SPI IO R<2>	THRU 13 17 44
167	ITP FMODE	THRU 6 17
168	PM RSMST PCH L	THRU 14 17 67

TPA550  XDP BPM L<2>
TP-P6

TPA551  XDP BPM L<3>
TP-P6

TPA557 TP¹ PM SYSRST L 14 18 42
TP-P6

USB-C TEST POINTS

FUNC_TEST		
TP9	TP UPC XA DBG UART_TX	TP9 27
TP10	TP UPC XA DBG UART_RX	TP10 27
TP31	TP UPC XB DBG UART_TX	TP31 28
TP32	TP UPC XB DBG UART_RX	TP32 28
TP33	TP UPC XA SWD_CLK	TP33 27
TP34	TP UPC XA SWD_DATA	TP34 27
TP35	TP UPC XB SWD_CLK	TP35 28
TP36	TP UPC XB SWD_DATA	TP36 28
TP76	UPC XA FAULT_L	TP76 19 27
TP77	UPC XB FAULT_L	TP77 19 28

28 =USBC_XB_RESET_L — TP USBC_XB_RESET_L
MAKE_BASE=TRUE

TPA560 **TP** DP INT SPDIF AUDIO 38

TPA561 TP PM PG00D REG P1V0 S5 60 67
TP-P6

Connector FuncTest Points

		FUNC_TEST	
E83	SMIA_DATA_N	TRUE	36
E90	SMIA_DATA_P	TRUE	36
E92	SMIA_CLK_N	TRUE	36
E91	SMIA_CLK_P	TRUE	36
E94	I2C_CAMSENSOR_SDA	TRUE	36
E94	I2C_CAMSENSOR_SCL	TRUE	36
E95	PP5V_S0_CAMERA_F	TRUE	36
E96	SMB_ALS_F_SDA	TRUE	36
E97	SMB_ALS_F_SCL	TRUE	36
E98	PP1V8_S0_CAMERA_F	TRUE	36
E99	PP3V3_S0_ALS_F	TRUE	36
E100	AUD_DMIC1_DATA	TRUE	36 49
E101	AUD_DMIC1_CLK	TRUE	36 49
E124	PP1V8_DMIC_CONN1	TRUE	36
E102	PP12V_LCD	TRUE	38
E103	PANEL_PGOOD	TRUE	38
E104	SMB_DP_TCON_SLA_SDA	TRUE	38
E105	SMB_DP_TCON_SLA_SCL	TRUE	38
E106	DP_INTENL_HPD_R	TRUE	38
E107	DP_INTENL_AUX_N	TRUE	38 39
E108	DP_INTENL_AUX_P	TRUE	38 39
E109	DP_INTENL_ML_P<0>	TRUE	38 39
E110	DP_INTENL_ML_N<0>	TRUE	38 39
E111	DP_INTENL_ML_P<1>	TRUE	38 39
E112	DP_INTENL_ML_N<1>	TRUE	38 39
E113	VIDEO_ON	TRUE	38
E114	BKLT_VSYNC	TRUE	38 64
E126	=PP3V3_G3H_T112	TRUE	44 68
E127	SPI_CLK	TRUE	44
E127	SPI_ALT_MOSI	TRUE	44
E130	SPI_CS0_L	TRUE	44
E130	SPI_ALT_MISO	TRUE	44
E131	SPIROM_USE_MLB	TRUE	16 44
E132	SPI_IO<2>	TRUE	44
E133	SMC_TWS	TRUE	26 42 43 44
E134	SPI_IO<3>	TRUE	44
E135	SMC_TCK	TRUE	26 42 43 44
E136	SMC_RESET_L	TRUE	26 42 43 44
E137	FAN_0_PWM_FILT	TRUE	48
E138	FAN_0_TACH_FILT	TRUE	48
E137	PP12V_S0_FAN_0_FILT	TRUE	48
E139	AUD_SPKR_LWFR_OUT_N	TRUE	51
E139	AUD_SPKR_LWFR_OUT_P	TRUE	51
E138	AUD_SPKR_VENDOR_ID_LT	TRUE	49 51
E140	AUD_SPKR_LTWOT_OUT_N	TRUE	51
E140	AUD_SPKR_LTWOT_OUT_P	TRUE	51
E141	AUD_SPKR_RWFR_OUT_N	TRUE	52
E141	AUD_SPKR_RWFR_OUT_P	TRUE	52
E142	AUD_SPKR_VENDOR_ID_RT	TRUE	49 52
E142	AUD_SPKR_RTWT_OUT_N	TRUE	52
E142	AUD_SPKR_RTWT_OUT_P	TRUE	52
E143	PWR_BTN_R	TRUE	55
E143	SNS_ACDC_N	TRUE	47 55
E140	SNS_ACDC_P	TRUE	47 55
E143	BURSTMODE_EN_R_L	TRUE	55
E143	SMC_ACDC_ID	TRUE	43 55
E145	PGND_BKLT	TRUE	64
E145	LED_RETURN_6	TRUE	64
E146	LED_RETURN_5	TRUE	64
E146	LED_RETURN_4	TRUE	64
E147	BKLT_BOOST_1	TRUE	64
E147	BKLT_BOOST_2	TRUE	64
E148	LED_RETURN_3	TRUE	64
E148	LED_RETURN_2	TRUE	64
E148	LED_RETURN_1	TRUE	64